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The ATLAS experiment [1] will upgrade its Trigger and Data Acquisition (TDAQ) system for the High Luminosity LHC (HL-LHC). The HL-LHC is expected to start operations in the middle of 2026, to ultimately reach a peak instantaneous luminosity of 7.5 × 10 34 cm ). Meeting these requirements poses significant challenges to the TDAQ systems to fully exploit the physics potential of the HL-LHC.
The LHC and detector upgrades are designed to enable a broad physics programme including a detailed exploration of the mechanism of electroweak symmetry breaking through the properties of the Higgs boson, searches for new physics through the study of rare Standard Model processes, searches for new heavy states, and measurements of the properties of any newly discovered particles. The initial plans and goals for the ATLAS detector upgrade were described in the Letter of Intent in 2012 [2] , and the Scoping Document in 2015 [3] . Since then the design of the upgraded TDAQ system has developed further, arriving at a baseline architecture with a single-level hardware trigger that has a maximum output rate of 1 MHz and 10 μs latency, followed by an Event Filter (EF) in which software-based reconstruction is complemented by a hardware-based tracking sub-system to achieve further rejection, accepting up to 10 kHz of events into storage. This has been documented in a Technical Design Report [4] . Fig.1 shows an overview of the system design. The hardware-based Level-0 trigger is a real-time system with a latency of 10 μs, operating at the LHC collision rate of 40 MHz. It is composed of L0Calo and L0Muon which process calorimeter and muon data respectively to identify candidate physics objects such as muons, electrons, jets and taus. The Global Trigger uses full granularity calorimeter data to refine these trigger objects and calculate event-level physics quantities using offline-like reconstruction algorithms. The Central Trigger Processor (CTP) forms triggers from combinations of inputs from the above sources, applies prescale factors and introduces dead-time as needed to avoid saturating detector readout. The final Level-0 trigger decision which is transmitted back to the detectors by the Trigger, Timing and Control (TTC) system, and if accepted, the resulting trigger data and detector data are transmitted through the DAQ system. The DAQ system is based on commodity PC servers and standard networks, with custom input cards (Front-End LInk eXchange -FELIX) to route detector data between the custom low-latency detector readout and commodity networks. Data passes via the Data Handlers where monitoring and formatting tasks are performed, into the Dataflow subsystem at 1 MHz. The Dataflow subsystem is responsible for building and storing events during the EF processing and subsequent buffering of the output queue for accepted events. The Event Filter (EF) is composed of a commodity processing farm and a hardware-tracking subsystem (HTT). After initial fast rejection using the hardware-based reconstruction, offline-like reconstruction will be used to refine trigger objects and select events for transfer to permanent storage at a reduced rate of 10 kHz.
Throughout the system, use of precision algorithms running on FPGAs or commodity hardware is pushed to lower latencies and higher rates than before. Precision calorimeter reconstruction with offline-style clustering and jet-finding in FPGAs, and track reconstruction in Associative Memory and FPGAs are used to combat pileup in the Trigger and Event Filter respectively. This paper will give examples of the physics motivations, the requirements, the fundamental parameters, the technical design implementation, and the expected performance of the planned upgrade. 
